



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/932,763

08/16/2001

Xiaowei Deng

TI-29320

5414

23494

7590

01/26/2004

TEXAS INSTRUMENTS INCORPORATED
P O BOX 655474, M/S 3999
DALLAS, TX 75265

EXAMINER

CHANG, DANIEL D

ART UNIT

PAPER NUMBER

2819

DATE MAILED: 01/26/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/932,763

Applicant(s)

DENG, XIAOWEI

Examiner

Daniel D. Chang

Art Unit

2819

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 04 November 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-4, 8, 12 and 16 is/are allowed.
- 6) ☒ Claim(s) 5-7, 9-11 and 13-15 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 04 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

Acknowledgement

Receipt is acknowledged of the Amendment filed November 4, 2003.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 9-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Tran et al. (US 5,187,686).

Regarding claim 9, Han discloses a dynamic logic circuit comprising:

a pull-down network (76) comprising a plurality of parallel connected MOS transistors with a first (B) and second (A) common node, wherein at least one of said plurality of parallel connected MOS transistors is a NMOS transistor and at least one of said plurality of parallel connected MOS transistors is a PMOS transistor;

a precharge circuit (72) connected to a clock signal (CLK) and to said first common node of said pull-down network;

a ground switch circuit (74) connected to said clock signal and to said second common node of said pull-down network; and

an output node (PCHGB) which is connected to said first common node of said pull-down network.

Art Unit: 2819

The recitation that "on a SOI substrate" has not been given patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

Regarding claim 10, Han discloses that said precharge circuit comprises a PMOS transistor (421).

Regarding claim 11, Han discloses that said ground switch circuit comprises a NMOS transistor (423-2).

Claims 5-7 and 13-15 are rejected under 35 U.S.C. 102(a) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Han et al (KR2001047544).

Regarding claim 5, Han discloses a dynamic logic circuit comprising:

a pull-down network (422-2) comprising a plurality of series (not shown but inherent that when NAND/AND function is desired for the PMOS logic block; for example, see 27 in Fig. 2 of Gupta et al. for series connection of transistors) connected PMOS transistors;

a precharge circuit (421, 422-1) connected to a clock signal (CK'), a circuit supply voltage (VDD), and said pull-down network (422-2);

a ground switch circuit (423-2) connected to said clock signal and to said pull-down network; and

an output node (F4) which is connected to a common node of said pull-down network and said precharge circuit.

Art Unit: 2819

The recitation that "on a SOI substrate" has not been given patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

Even if it is not inherent that the PMOS transistors of the pull-down network is connected in series, it is well known in the art that when NAND/AND function is desired for the PMOS logic block the transistors are connected in series; for example, see 27 in Fig. 2 of Gupta et al. for series connection of transistors. Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have provided the circuit of Han et al. with series connected transistors because it is an obvious matter of design choice or substitution of equivalence.

Regarding claim 6, Han discloses that said precharge circuit comprises a PMOS transistor (421).

Regarding claim 7, Han discloses that said ground switch circuit comprises a NMOS transistor (423-2).

Regarding claim 13, Han discloses a dynamic logic circuit comprising:

a pull-down network (422-2) comprising a plurality of parallel (not shown but inherent that when NOR/OR function is desired for the PMOS logic block; for example, see 28 in Fig. 3 of Gupta et al. for parallel connection of transistors) connected PMOS transistors with a first and second common nodes (inherent for NOR/OR circuit);

Art Unit: 2819

a precharge circuit (421, 422-1) connected to a clock signal (CK') and to said first common node of said pull-down network (422-2);

a ground switch circuit (423-2) connected to said clock signal and to said second common node of said pull-down network; and

an output node (F4) connected to said first common node of said pull-down network.

The recitation that "on a SOI substrate" has not been given patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

Even if it is not inherent that the PMOS transistors of the pull-down network is connected in series, it is well known in the art that when NOR/OR function is desired for the PMOS logic block the transistors are connected in parallel; for example, see 28 in Fig. 3 of Gupta et al. for parallel connection of transistors. Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have provided the circuit of Han et al. with parallel connected transistors because it is an obvious matter of design choice or substitution of equivalence.

Regarding claim 14, Han discloses that said precharge circuit comprises a PMOS transistor (421).

Regarding claim 15, Han discloses that said ground switch circuit comprises a NMOS transistor (423-2).

Allowable Subject Matter

Claims 1-4, 8, 12, and 16 are allowable.

Response to Arguments

Applicant's arguments filed November 4, 2003 have been fully considered but they are not persuasive.

Regarding claim 9:

Applicant argues, on page 13 of the argument filed November 4, 2003, that the feature 76 in Fig. 3 of Tran et al. is a pass gate and is not a part of the pull down network. However, since the pass gate 76 is pulling down the voltage B, the pass gate 76 can be interpreted as a pull down network. Circuit components can be called in various ways. Furthermore, it is noted that "the PTO applies to the verbiage of the proposed claims the broadest reasonable meaning of the words in their ordinary usage as they would be understood by one of ordinary skill in the art," *In re Morris*, 44 USPQ2d 1023, 1027 (Fed. Cir. 1997).

Regarding claim 5:

Applicant argues, on page 14 of the argument filed November 4, 2003, that "the Han et al. reference shows a CMOS domino logic circuit and not a dynamic logic circuit". However, the limitation, "dynamic logic circuit" is not claimed in the body of the claim 5. "A dynamic logic circuit" has not been given patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the

Art Unit: 2819

claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951). Even if the recitation, “dynamic logic circuit” is given a patentable weight, one of ordinary skill in the art would recognize that the domino logic block 420 is a dynamic logic circuit. As applicant states that the “logic block encompasses all possibilities”, on lines 8-9 of page 14, the PMOS logic block can have PMOS transistors connected in series in the PMOS logic block 422-2. It would have been obvious at the time the invention was made to a person having ordinary skill in the art to have provided the circuit of Han et al. with series connected PMOS transistors because it is an obvious matter of design choice.

Regarding claim 13:

Applicant argues, on page 14 of the argument filed November 4, 2003, that “the Han et al. reference shows a CMOS domino logic circuit and not a dynamic logic circuit”. However, the limitation, “dynamic logic circuit” is not claimed in the body of the claim 13. “A dynamic logic circuit” has not been given patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951). Even if the recitation, “dynamic logic circuit” is given a patentable weight, one of ordinary skill in the art would recognize that the domino logic block 420 is a dynamic logic circuit. As applicant states that the “logic block encompasses all possibilities”, on line 20 of page 14, the PMOS logic block can have PMOS transistors connected in parallel in the PMOS logic block 422-2. It would

have been obvious at the time the invention was made to a person having ordinary skill in the art to have provided the circuit of Han et al. with PMOS transistors connected in parallel because it is an obvious matter of design choice.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel D. Chang whose telephone number is (571) 272-1801. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael J. Tokar can be reached on (571) 272-1812. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306 for regular communications and (703) 872-9306 for After Final communications.

Art Unit: 2819

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-1562.

A handwritten signature in cursive script, appearing to read "Daniel D. Chang".

Daniel D. Chang
Primary Examiner
Art Unit 2819

DC

DANIEL CHANG
PRIMARY EXAMINER